LiquidCrystal.cpp: [#22] Fixed the interrupt.
This commit is contained in:
parent
4532191da6
commit
6787f03f0a
@ -7,20 +7,28 @@
|
|||||||
#define HIGH 1
|
#define HIGH 1
|
||||||
#define MHz1 1000000
|
#define MHz1 1000000
|
||||||
|
|
||||||
/**
|
static bool match_flag = false;
|
||||||
|
|
||||||
|
extern "C" {
|
||||||
|
/**
|
||||||
* @brief Handle interrupt from 32-bit timer 0
|
* @brief Handle interrupt from 32-bit timer 0
|
||||||
|
* Sets match_flag to true when the match occurs.
|
||||||
* @return Nothing
|
* @return Nothing
|
||||||
*/
|
*/
|
||||||
void TIMER32_0_IRQHandler(void)
|
void TIMER32_0_IRQHandler(void)
|
||||||
{
|
{
|
||||||
if (Chip_TIMER_MatchPending(LPC_TIMER32_0, 1)) {
|
if(Chip_TIMER_MatchPending(LPC_TIMER32_0, 0)) {
|
||||||
Chip_TIMER_ClearMatch(LPC_TIMER32_0, 1);
|
Chip_TIMER_ClearMatch(LPC_TIMER32_0, 0);
|
||||||
|
match_flag = true;
|
||||||
|
}
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
#if 1
|
|
||||||
void delayMicroseconds(unsigned int us)
|
void delayMicroseconds(unsigned int us)
|
||||||
{
|
{
|
||||||
|
/* Reset match flag */
|
||||||
|
match_flag = false;
|
||||||
|
|
||||||
/* Initialize 32-bit timer 0 clock */
|
/* Initialize 32-bit timer 0 clock */
|
||||||
Chip_TIMER_Init(LPC_TIMER32_0);
|
Chip_TIMER_Init(LPC_TIMER32_0);
|
||||||
|
|
||||||
@ -28,14 +36,14 @@ void delayMicroseconds(unsigned int us)
|
|||||||
Chip_TIMER_Reset(LPC_TIMER32_0);
|
Chip_TIMER_Reset(LPC_TIMER32_0);
|
||||||
|
|
||||||
/* Enable timer to generate interrupt when time matches */
|
/* Enable timer to generate interrupt when time matches */
|
||||||
Chip_TIMER_MatchEnableInt(LPC_TIMER32_0, 1);
|
Chip_TIMER_MatchEnableInt(LPC_TIMER32_0, 0);
|
||||||
|
|
||||||
/* Setup 32-bit timer's duration (32-bit match time) */
|
/* Setup 32-bit timer's duration (32-bit match time) */
|
||||||
/* Once_per_microsecond * number_of_microseconds. */
|
/* Once_per_microsecond * number_of_microseconds. */
|
||||||
Chip_TIMER_SetMatch(LPC_TIMER32_0, 1, (Chip_Clock_GetSystemClockRate() / MHz1 * us));
|
Chip_TIMER_SetMatch(LPC_TIMER32_0, 0, (Chip_Clock_GetSystemClockRate() / MHz1 * us));
|
||||||
|
|
||||||
/* Setup timer to stop when match occurs */
|
/* Setup timer to stop when match occurs */
|
||||||
Chip_TIMER_StopOnMatchEnable(LPC_TIMER32_0, 1);
|
Chip_TIMER_StopOnMatchEnable(LPC_TIMER32_0, 0);
|
||||||
|
|
||||||
/* Start timer */
|
/* Start timer */
|
||||||
Chip_TIMER_Enable(LPC_TIMER32_0);
|
Chip_TIMER_Enable(LPC_TIMER32_0);
|
||||||
@ -47,10 +55,10 @@ void delayMicroseconds(unsigned int us)
|
|||||||
NVIC_EnableIRQ(TIMER_32_0_IRQn);
|
NVIC_EnableIRQ(TIMER_32_0_IRQn);
|
||||||
|
|
||||||
/* Wait for the interrupt to trigger */
|
/* Wait for the interrupt to trigger */
|
||||||
while(Chip_TIMER_MatchPending(LPC_TIMER32_0, 1));
|
while(!match_flag);
|
||||||
|
|
||||||
/*Disable the interrupt*/
|
/*Disable the interrupt*/
|
||||||
Chip_TIMER_MatchDisableInt(LPC_TIMER32_0, 1);
|
Chip_TIMER_MatchDisableInt(LPC_TIMER32_0, 0);
|
||||||
|
|
||||||
/* Disable timer */
|
/* Disable timer */
|
||||||
Chip_TIMER_Disable(LPC_TIMER32_0);
|
Chip_TIMER_Disable(LPC_TIMER32_0);
|
||||||
@ -58,23 +66,6 @@ void delayMicroseconds(unsigned int us)
|
|||||||
/* Deinitialise timer. */
|
/* Deinitialise timer. */
|
||||||
Chip_TIMER_DeInit(LPC_TIMER32_0);
|
Chip_TIMER_DeInit(LPC_TIMER32_0);
|
||||||
}
|
}
|
||||||
#else
|
|
||||||
void delayMicroseconds(uint32_t delay)
|
|
||||||
{
|
|
||||||
static int init;
|
|
||||||
if(!init) {
|
|
||||||
// start core clock counter
|
|
||||||
CoreDebug->DEMCR |= 1 << 24;
|
|
||||||
DWT->CTRL |= 1;
|
|
||||||
init = 1;
|
|
||||||
}
|
|
||||||
|
|
||||||
uint32_t start = DWT->CYCCNT;
|
|
||||||
delay = delay * 72; // assuming 72MHz clock
|
|
||||||
while(DWT->CYCCNT - start < delay);
|
|
||||||
}
|
|
||||||
|
|
||||||
#endif
|
|
||||||
|
|
||||||
// When the display powers up, it is configured as follows:
|
// When the display powers up, it is configured as follows:
|
||||||
//
|
//
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user